1.
V. Madhurima, Dr. K. Padmapriya. FPGA Implementation of High Speed Distributed Arithmetic Optimum Memory Utilized DTCWT Architecture for Image Processing. DE [Internet]. 2021Jun.17 [cited 2024Apr.19];:1331 -146. Available from: http://thedesignengineering.com/index.php/DE/article/view/2119