CH HARITHA, M DEVANATHAN. Performance Analysis of Clock Gating Designs in Low Power Vlsi Circuits. DE [Internet]. 2021May31 [cited 2024Jul.3];:1304 -. Available from: http://thedesignengineering.com/index.php/DE/article/view/1810