Dr. G. Yamuna, A. Latha. A, S. Murugeswaran,. “Low Power Multi Valued Combinational Logic Gates Design Using Carbon Nanotubes ”. Design Engineering (September 28, 2021): 14840-14852. Accessed May 19, 2024. http://thedesignengineering.com/index.php/DE/article/view/4771.