Vijayalakshmi R., Dr. Bharathi S. H. “32 Bit Power, Area and Delay Efficient Carry Select Adder Using Modified 10T Full Adder”. Design Engineering, Vol. 2021, no. 04, Apr. 2021, pp. 335 -49, doi:10.17762/de.v2021i04.1370.