A. L. A. S. M. Dr. G. Yamuna, “Low Power Multi Valued Combinational Logic Gates Design using Carbon Nanotubes ”, DE, pp. 14840-14852, Sep. 2021.