Vijayalakshmi R., Dr. Bharathi S. H. (2021) “32 bit Power, Area and delay efficient carry Select Adder Using modified 10T Full Adder”, Design Engineering, 2021(04), pp. 335 - 349. doi: 10.17762/de.v2021i04.1370.