Vijayalakshmi R., Dr. Bharathi S. H. 2021. “32 Bit Power, Area and Delay Efficient Carry Select Adder Using Modified 10T Full Adder”. Design Engineering 2021 (04), 335 -49. https://doi.org/10.17762/de.v2021i04.1370.