VIJAYALAKSHMI R., DR. BHARATHI S. H. 32 bit Power, Area and delay efficient carry Select Adder Using modified 10T Full Adder. Design Engineering, v. 2021, n. 04, p. 335 - 349, 27 Apr. 2021.